`timescale 1ns/1ps
module tb_dds_wrapper();
    reg CLK=0;
    wire [7:0] Q;
    dds_wrapper u1(
    .CLK(CLK),
    .Q(Q));
    always #50 CLK = ~CLK;
endmodule
